Abstract-This letter addresses the problem of delay fault test generation in circuits using macros whose implementation is not known. The proposed approach uses a new signal representation that allows us to evaluate any kind of sensitization conditions (robust, non-robust, and functional) by means of Boolean differential calculus. Such an approach makes use of binary decision diagrams to support the computation of sensitization conditions for each macro along a path and of Boolean satisfiability to justify such conditions at primary inputs. Results are shown for a set of benchmarks.
I. Introduction
The majority of delay fault (DF) test generation tools is based upon gate level models of the circuit. These tools cannot be used if the circuit exploits cells that are more complex than simple gates and their implementation is not known.
Functional level DF test generation approaches have been proposed in [1] and [2] to handle this latter class of circuits that have been referred to as macro [1] or module based [2] and may include: 1) field programmable gate arrays (FPGAs), and 2) nanoscale CMOS circuits that exploit regular logic bricks [3] .
The methods in [1] and [2] target path delay faults (PDFs) [4] that account for distributed timing defects and use robust [5] constraints to provide high quality tests that cannot be invalidated by delay variations within the circuit.
When robust tests are not available, non-robustly sensitizable paths and even functionally sensitizable paths may result in timing violations and should be verified by DF testing.
In this regard, we propose a new method for DF testing of combinational circuits based on macros that, by introducing a new signal representation, allows us to account for robust, nonrobust, and possibly functional path sensitization conditions. In order to generate tests for PDFs, we used binary decision diagrams (BDDs) [6] and Boolean differential calculus to compute the different kinds of sensitization conditions for each on-path macro as a function of its input signals. Then, we used the zchaff Boolean satisfiability solver [8] to justify such local constraints at primary inputs (PIs). This mixed approach using BDDs at the local level and a SAT solver at the global level allows us to deal with circuits that cannot be managed by BDDs.
In addition, the proposed signal representation allows us to jointly describe robust and non-robust test generation as a pseudoboolean [19] optimization problem, thus producing a robust or a high quality non-robust test in a single step. The feasibility of our approach has been verified by using a set of macro based combinational circuits obtained by modifying some of the ISCAS'85 [10] and ITC'99 benches [11] .
II. Comparison with Related Works
PDF testing uses a pair (initialization and propagation) of rated test vectors to produce a timing violation if a transition is propagated through a path whose delay exceeds the timing budget. Robust testing [5] requires that no hazard is propagated along the path under test. This paradigm is well assessed at the gate level and in [1] it has been extended to macro based circuits by introducing function robust path delay faults.
PDF testing in macro based circuits presents two main differences with respect to the gate level case.
The first one is the structure of macros where, differently from simple gates, several paths may connect a macro's input to its output. For this reason, the implementation independent approaches in [1] and [2] conservatively assume that every condition sensitizing a macro corresponds to a different internal path to be verified by testing. This leads to an exhaustive approach that, to test a PDF, uses a set of test pairs justifying all the possible combinations of robust sensitization conditions along the path. The second difference regards hazards that in gate based circuits can be generated only because of skews between the transitions of at least two gate inputs (function hazard) [12] . In macro based circuits, instead, reconverging paths within a macro may generate an output hazard even if only a single input switches (logic hazard).
In [1] , function robust conditions are computed by relating a triple of values to each signal representing its evolution within a test pair and by analyzing the truth table of each macro along a path. The PDF test generation method in [2] exploits BDDs to compute module's robust sensitization conditions that, in order to reduce the occurrence of logic hazards, are more restrictive than in [1] and do not scale down to traditional robust conditions when considering elementary gates. The set of test pairs (exhaustively) testing a PDF is computed as the conjunction of the BDDs describing the sensitization conditions of all the on-path modules as a function of PIs.
Our method aims to provide test pairs also for non-robust sensitizable paths and to deal with circuits which cannot be handled by BDDs. For this purpose, we introduced a new signal representation that allows us to use Boolean differential calculus supported by BDDs to compute robust and non-robust sensitization conditions for each macro as a function of its input signals. To find the test pairs justifying these conditions, we use Boolean satisfiability that has been successfully applied to DF test generation [13] , [14] . These SAT based gate level tools use multiple valued logics (MVLs) to represent the signal values. MVLs, however, are well suited to represent simple functions using a tabular approach, but cannot directly represent the more complex functions of macros.
In a first step, we compute a CNF that describes circuit operations including (function) hazards. Then, for a given PDF, we compute the BDDs representing the sensitization conditions of each on-path macro as a function of its inputs and we translate them to CNFs. Finally, a CNF that describes all the test pairs detecting such a PDF is computed as the conjunction 0278-0070/$26.00 c 2011 IEEE of all the above mentioned CNFs and a SAT solver [8] is invoked to search for a test pair detecting the fault.
In the case of circuits that can be efficiently managed using BDDs, [2] generated all the possible test pairs for a PDF in a more efficient way than our approach that becomes attractive when we are interested in a subset of test pairs and when the circuit can be hardly described in terms of BDDs.
In [2] , function hazards are avoided by imposing that side inputs do not change within a test pair, while logic hazards are prevented by using suitable gate level macros' design for testability rules. Our method, instead, is mainly oriented toward small macros such as logic bricks featuring up to eight to ten inputs. The timing of these macros can be approximated by the timing arcs delay model [9] because of their small logic depth and of the growing relevance of interconnect delays in digital ICs. Under such hypotheses: 1) function hazards are avoided by using side input constraints that are weaker than those in [2] , and 2) the small logic depth of macros makes logic hazards small enough to be filtered out by the fan-out logic. In such cases, our method produces robust tests.
III. Signal Representation for DF Testing
In this letter, we consider combinational circuits or enhanced full-scan ones in the presence of single PDFs.
PDFs are detected by two test vectors u, v that allow for a transition to propagate through the faulty path. Let u i and v i be the final (t → ∞) values of a signal s i belonging to a path p when u and v are applied to the circuit, respectively. Let also t 0 and t 0 + T be the instants triggering the launch of v and corresponding to the capture of POs, respectively. Let also δ i be the actual slack of s i with respect to the path's end sampling instant when u, v is applied. Depending on the path's side inputs, the logic value sampled at path's end may be sensitive to the value w i of s i at t s i = t 0 + T − δ i (this value will be referred to as the "sampled" value of s i ). A logic error may be sampled if w i = v i .
In order to characterize signals from the point of view of the "sampled" value, we relate to each signal a Boolean variable (α i ) that holds 0 if w i = v i and 1 if a delay fault may make w i = v i . Since for the moment we will not consider hazards, α i = 1 ⇒ w i = u i . In this context, α i characterizes the timing behavior of s i with the current test pair.
Using α i , we can characterize the value of a signal s i under the possible presence of a delay fault
Let us now consider a single output macro b implementing the function f b : B n → B (B = {0, 1}). The macro's timing is described by the timing arcs delay model in Fig. 1 where we initially suppose that rise and fall delays are equal. Kind of Sensitization For instance, in case
IV. Path Delay Fault Sensitization Conditions
In case a transition is propagated through a path containing the macro b, a logic error is sampled at the path's end if
The Robust test conditions are enforced by making fault detection independent of any delay in the circuit other than that of the tested path. In our case, we simply impose that σ b,k must be independent of the values of α j , ∀j = k. This condition can be expressed by using the Boolean differences with respect to all the possible non-empty subsets of
where ∂f/∂x denotes the Boolean difference of f with respect to x that is given by the XOR of the cofactors of f with respect to x = 0 and x = 1. Thereafter, the disjunction of all the Boolean differences of a function g with respect to all the non-empty subsets of Boolean variables in the set A will be denoted to as D(g, A) . Therefore, ρ b,k can be written as
The set of input configurations of the macro satisfying
includes all the possible robust sensitization conditions for the on-path input s k . These conditions are the same as in [1] , while they differ from those in [2] because we allow for transitions of side inputs, thus accounting for multiple input transitions that may change the timing of CMOS ICs. Equation (3) involves the evaluation of 2 n−1 −1 coefficients. As an alternative, the dependences on α i can be eliminated in an iterative way that requires a linear number of computations
where
In the example introduced in Section III, if s 0 is the onpath input, we have
The corresponding test pairs are shown in Table I .
If f b corresponds to the function of a logic gate, our method provides the traditional conditions for robust test generation.
To generate non-robust tests, let us consider those macros which can be sensitized only in a non-robust way because: 1) at least one side input is required to have a fault-free delay (thus violating robustness), 2) no side input is required to be delayed (this would lead to functional sensitization).
For a given pair of macro's input values (u, v), condition 1 can be expressed as
The conjunction of these conditions can be expressed as
where In the example of Section III, it is θ b,
As can be seen in Table I , these non-robust test pairs require that α 2 = 0 or α 1 = 0.
The whole set of non-robust tests, which includes robust ones, is given by
As an alternative, ξ b,k can be computed by imposing that for each side input s i , either ξ b,k is independent of the timing of s i , or s i has a fault-free timing
In a non-robust test, the number and the timing of the side inputs which do not satisfy robust constraints have a strong impact on the probability that such a test is invalidated in spite of a path delay larger than the available slack [17] .
Since the delays are unbounded, the only way to improve the quality of non-robust tests is to minimize the number (nr) of side inputs that do not satisfy robust constraints. Equation (8) , however, does not pose any constraint on nr that depends on random choices of the SAT solver. These choices can be optimized by using a pseudoboolean (PB) formulation which encompasses in a single step robust and non-robust test generation. As known, PB solvers [19] can minimize linear functions in the form i a i b i (where a i ∈ Z and b i ∈ {0, 1}) under Boolean constraints. If a solution of (8) requires a faultfree transition of a side input s i , the corresponding variable α i is set to 0. Conversely, if this constraint is not present α i may be set to any value. Therefore, if Q is the set including all the side inputs of the on-path macros, the cost function to be minimized, under the constraints of (8) 
where the sum is the arithmetic one. If the solver achieves = 0, we have a robust test, otherwise, the minimization of nr provides a high quality non-robust test.
V. Accounting for Hazards
In order to account for hazards, the signal model in (1) can be modified by using the Boolean variables h i and X that, for each side input s i , denote the possible presence of a hazard and the uncertainty induced by the hazard on w i , respectively. Therefore, w i can be written as
For the inputs of an on-path macro b, let H b = (h 0 , h 1 , ...., h n−1 ) be the ordered set of variables describing hazards. Robust conditions can be expressed by imposing that, for all inputs but the on-path one, fault detection is independent of the value of α j and, for all inputs, fault detection is independent of X. Therefore, (4) can be rewritten as
In this case, we consider a simple example (f c = v 0 v 1 ), where s 0 is the on-path input and we obtain η b,0 = u 0 u 1 v 1 h 0 + u 0 u 1 h 0 h 1 v 0 v 1 that describes the usual robust test constraints of an AND gate.
Test generation should justify hazard-free transitions (i.e. h i = 0) when required by (12) . Therefore, the whole circuit should be characterized from the point of view of hazards that, within the timing arcs delay model, may be present at the output of a macro c because of: 1) the generation of a function hazard because of hazard-free transitions of the macro's inputs, and 2) the propagation of an input hazard. We want to characterize all the possible hazards occurring at the output of c independently of the actual circuit's timing. For this purpose, let now w i simply denote any value after u i and before v i , thus allowing us to describe the possible presence of a static hazard at the output of c as 
Therefore, h c = n c allows us to account for both the generation of a function hazard at the output of c and the propagation of input hazards. It can be shown that in this case dynamic hazards do not need to be considered.
VI. Instance of Fault Model and Algorithm
Our algorithm may support different DF models for macro based circuits. Here, it will be described by using a fault model [15] that is consistent with the delay model illustrated in Fig. 1 and accounts for the kind [rise (r) or fall (f )] of transitions of the inputs and of the output of a macro.
In this context, the timing of a path can be verified by sensitizing it for all the possible combinations of rise and fall delays of its on-path signals. This fault model will be thereafter referred to as pattern path delay fault (PPDF) where a pattern π p of a path p containing m p macros is here defined as a configuration of {r, f } m p +1 which is consistent with the functions of on-path macros. The number of PPDFs related to p depends on the functions of the on-path macros.
Once the circuit has been read, the algorithm uses the CUDD package [7] Then, a path list is generated that contains all the circuit's paths and for each of them all the target PPDFs are computed.
In order to compute robust or non-robust sensitization conditions for each macro b along the faulty path, our algorithm: 1) builds the BDD of f b (W b ); 2) computes the function σ b,k (where s k is the on-path input) consistently with the kind of transitions imposed by the target PPDF; and 3) uses (6) or (9) to compute the BDD of η b,k or ξ b,k in the robust or in the non-robust case, respectively. Then, the BDDs corresponding to the sensitization conditions of on-path macros are translated to CNFs and joined to . If the SAT solver proves that is satisfiable, the fault is marked as detected.
Finally, the PB formulation of the algorithm simply adds the minimization condition in (10) to the non-robust final CNF.
VII. Results
The proposed algorithm has been applied to a set of combinational benchmarks obtained from the ITC99 [11] and from the ISCAS85 [10] sets. Since the original benchmarks are described as gate level netlists, we used SIS [18] to collapse gate level subnetworks to more complex macros featuring up to 10 inputs. Then, we performed local minimization.
The characteristics of the considered benchmarks are shown in Table II providing the number of PIs, POs, macros, and the average fan-in (FI) of the circuit's macros.
These circuits are not representative of optimized macrobased circuits, but they are still useful because they are more complex than optimized circuits. In particular, small macros featuring a fan-in ≤ 4 provide only the 14.8% of the benchmarks' average expected cost.
Columns 6 and 7 of Table II show the number of physical paths and the number of PPDFs for each benchmark, respectively. In the c6288 case, we have considered only a fraction of paths because of the huge number of resulting PPDFs. Table II shows also test generation results in the robust and non-robust cases. In particular, columns 8 and 9 show the percentage of robustly detected PPDFs (C r ) and the number (#tp r ) of generated test pairs (with no compaction). Columns 12 and 13 show the percentage of non-robustly detected PPDFs (C nr ) and the number (#tp nr ) of generated test pairs (with no compaction). Similarly to the gate level case some benchmark present very low levels of robust coverage.
Columns 10 and 14 of Table II show the average CPU time per PPDF in the robust (τ r ) and in the non-robust (τ nr ) cases on a Intel Celeron CPU working at 2 GHz, respectively. Columns 11 and 15 of Table II show the allocated memory (M r , M nr ) in megabyte in the same cases.
The CPU time depends on the time required to: 1) compute the CNF describing the circuit; 2) compute the BDDs of the function η b,k or ξ b,k for on-path macros; 3) translate such BDDs to CNFs; and 4) solve the SAT problem. In this regard, let us note that: 1) surprisingly enough, the step 3 requires a nonnegligible fraction of τ, and 2) on average the percentage of CPU time used by the SAT solver 4 is equal to 31.5% in the robust case and to 24.0% in the non-robust case.
In addition, we have studied the effect of varying the macros' size for the same logic function. In this regard, Fig. 2 shows τ r and τ nr as a function of FI for a few implementations of the benchmark c880. As can be seen from Fig. 3 , the CPU time in Fig. 2 follows the average number of clauses per fault.
The PB approach has been investigated by applying the PB solver-optimizer Minisat+ [19] to a subset of the benchmarks in Table II . The values of nr for non-robustly testable faults in the PB and in the SAT only cases have been compared in Table III. As can be seen, in several cases the PB approach provides a relevant reduction of nr with very small (5%) overheads with respect to the SAT only case. VIII. Conclusion The proposed delay fault test generation method for macro based circuits can be used to produce robust as well nonrobust tests. It can deal with circuits that pose problems to methods that are based only on BDDs. In addition, the used signal representation can also support pseudoboolean SAT solvers/optimizers that improve the quality of non-robust tests. Finally, results show the feasibility of this approach.
